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Abstract
The phase shift full bridge (PSFB) converter allows high efficiency power conversion at high frequencies through
zero voltage switching (ZVS); the parasitic drain-to-source capacitance of the MOSFET is discharged by a resonant
inductance before the switch is gated resulting in near zero turn-on switching losses. Typically, an extra inductance is
added to the leakage inductance of a transformer to form the resonant inductance necessary to charge and discharge
the parasitic capacitances of the PSFB converter. However, many PSFB models do not consider the effects of the
magnetizing inductance or dead-time in selecting the resonant inductance required to achieve ZVS. The choice of
resonant inductance is crucial to the ZVS operation of the PSFB converter. Incorrectly sized resonant inductance will
not achieve ZVS or will limit the load regulation ability of the converter. This paper presents a unique and accurate
equation for calculating the resonant inductance required to achieve ZVS over a wide load range incorporating the
effects of the magnetizing inductance and dead-time. The derived equations are validated against PSPICE simulations
of a PSFB converter and extensive hardware experimentations.
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2I. INTRODUCTION
High frequency power conversion allows the use of smaller magnetic components resulting in a real-estate
advantage. However, an increase in frequency also increases the switching losses and thus limits the efficiency of
the power converter. Switch-on losses result from the energy stored in the output capacitance of a MOSFET, from
drain-to-source, being discharged as the MOSFET is turned on. The energy dissipation during this hard switching
event is proportional the square of the voltage across the MOSFET [1], [2]. Soft switching of the MOSFET, in
the form of ZVS, can be used to turn the switch on with zero voltage across the drain-to-source junction and thus
near zero turn-on losses. Soft switching in this manner eliminates turn-on switching losses and increases the overall
efficiency of converters [3], [4], [5]. Soft switching with IGBTs can also be achieved [6], however, for the topology
discussed in this paper the analysis is performed using MOSFET switches. Furthermore, it may be preferable to
use zero current switching at zero crossing with IGBTs rather than ZVS [7].
Resonant converters offer one method of achieving soft switching. However, in order to achieve load regulation
the switching frequency of the converter is varied around the frequency of its resonant tank [8]; this presents
some disadvantages. The conduction losses within resonant converters can be significant [9] and the frequency is
modulated over a large range which is not ideal for the design of magnetic components [9], [10].
The advantages of soft switching can be applied to conventional PWM converters by combining the PWM switch
with a resonant tank [2] to create a quasi-resonant converter (QRC). Constant frequency of operation, a desirable
attribute of PWM converters, can then be used with soft switching converters through a phase shift control technique.
The phase-shift full-bridge (PSFB) converter is an example of a soft switching converter topology which provides
high frequency and high efficiency conversion [1], [10].
In order to achieve soft switching in a PSFB converter an additional inductance is typically added to the primary
current path to form the resonant inductance. This resonant inductance is often partly formed by the leakage
inductance of the transformer present in the PSFB converter topology. The leakage inductance of the transformer
does not necessarily need to be minimized as a larger resonant inductance allows ZVS over a greater load range.
Additional leakage inductance can even be added to the transformer in order to increase the size of the resonant
inductance [11]. During the transition intervals the energy stored in the resonant inductance is used to charge and
discharge the parasitic capacitances of the MOSFET in a quasi-sinusoidal manner resulting in near zero voltage
across the drain-to-source terminals of the MOSFET switches. In practice, as the intrinsic diode of the MOSFET
will now be conducting, there will be a negative forward diode drop across the drain-to-source terminals. However,
generally this is small in comparison to the supply voltage. Following this transition interval, the switches can be
turned on with near zero turn-on losses.
The resonant inductance limits the maximum voltage gain of the converter as the current must commutate during
each switching cycle. The result is an effective duty applied to the secondary side output filter that is less than the
primary side duty [12]. An unnecessarily large resonant inductance would achieve ZVS but would also result in
longer transition times and reduce the maximum voltage gain of the converter by increasing the period referred to
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the parasitic drain-to-source capacitances and thus ZVS would not be achieved. Previous analyses [13], [14], [15],
[16] do not include the effects of the dead-time between switching with respect to achieving ZVS. This paper
explains why this factor is important and how ZVS can be lost if the correct resonant inductance is not selected
for a specified dead-time.
An investigation by Sabate et al. [13] determined that the resonant inductance should store equal energy to that
stored in the parasitic capacitances that need to be charged or discharged within the system. The energy required for
this resonant transition depends upon the total capacitance which is a combination of MOSFET output capacitance
and any transformer winding capacitances. However, this method may result in an insufficient value of resonant
inductance as ZVS will not be achieved if the resonant inductor current reaches zero before the final switch is
turned on at the end of the dead-time. This will occur when the dead-time is greater than the resonant transition
time; as is the case for most converters.
Furthermore, a critical current has been identified [13] below which ZVS is lost for a specific resonant inductance.
This analysis has provided some insight into the point at which the converter will re-enter hard switching. However,
to date there have been no precise methods of selecting a resonant inductance in order to guarantee ZVS for a
specified minimum load. Therefore at low loads ZVS could be lost. The model presented in this paper addresses
this issue and the resulting equations allow the designer to achieve ZVS with the widest possible load regulation.
It has been identified that the magnetizing current can also assist in the resonant transition and allow ZVS over
a greater load range [14], [17] where normally the resonant inductor current would no longer be sufficient. This
additional magnetizing current is beneficial at light loads [15]. An equation is given for the maximum magnetizing
inductance possible to achieve ZVS [16]. However, none of the current analyses offer a method for calculating the
resonant inductance whilst taking into consideration the magnetizing inductance. The model described in this paper
includes the effects of the magnetizing current across the entire load range; this current would be significant in
transformers with a low magnetizing inductance. Methods exist to improve the ZVS range of the PSFB converter,
by inserting additional reactive or magnetic components [18], [19], [20], [21], [22]. However, these methods have
the disadvantage of further complexity. The analysis presented in this paper refers to the standard PSFB converter
defined by and credited to Steigerwald [23].
Whilst an increased magnetizing current would assist in both the resonant transitions and achieving ZVS, it
would also increase the conduction losses of the converter due to the increased circulating current. Therefore, the
magnetizing inductance should be maximized in order to reduce this circulating current. Alternatively, a method
of reducing this current such as using a split primary winding [24] or additional switches and switching intervals
[25] could be employed. However, both of these methods required additional switches or magnetic components
which will increase the physical dimensions of the converter and component cost. Whilst this may be acceptable
in some applications, it is important to consider the most efficient mode of operation of the conventional PSFB
converter before inserting additional components to increase the ZVS range. The analysis provided in this paper
can be applied to variants of the conventional PSFB converter that aim to increase this range further still.
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Fig. 1. PSFB converter circuit diagram
Building on the aforementioned work, this paper presents a method for calculating the resonant inductance
required to achieve zero voltage switching over a wide load range taking into consideration all of the pertinent
design characteristics. This method is verified through a design example. Section II describes the equation for
calculating the required resonant inductance for the ZVS load range. In Section III a steady state analysis of the
PSFB converter is given in order to derive the terms necessary to calculate the resonant inductance. The analysis
presented in Section III incorporates the magnetizing inductance and dead-times into the equations defining the key
currents and voltages for each sub-interval of one steady state switching cycle.
The derived equations are verified in Section IV using thorough PSPICE simulations of a PSFB design example
and detailed experimental results from a comparative hardware implementation. Oscilloscope plots are also provided.
This design example shows that, with a known magnetizing inductance and dead-time, the additional inductance
required to achieve ZVS can be calculated accurately.
II. ANALYTICAL CALCULATION OF RESONANT INDUCTANCE
A. PSFB Converter Operation
The PSFB converter, in its original form [23], is shown in Figure 1. Switches SA and SB in Figure 1 are driven
with complimentary PWM with a dead-time inserted between switching. The same principle applies to switches
SC and SD.
In Figure 2 the operation of the PSFB converter is shown over half of the switching period. Figure 2a shows
the gate drive signals for switches SB and SC and the voltage across the drain-source terminal and thus parasitic
capacitance of these switches. The voltage across the parasitic capacitance of switch SC is discharged to zero by
the action of the resonant inductance during time period t4 to t5 and the switch could be turned on with ZVS
after t5, however, the dead-time lasts until t6. If the resonant inductance were too small the current through the
inductance would collapse to zero before the complete resonant charge or discharge of capacitances could occur;
ZVS would not be achieved.
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Fig. 2. PSFB converter waveforms during one half of the switching cycle
It is also imperative to consider the length of the dead-time, t4 to t6, in selecting the correct resonant inductance.
ZVS will be lost if the ramping current through the resonant inductor reaches zero before the final switch in the
sequence is turned on at t6, at the end of the dead-time. The diode in anti-parallel with the final switch would
become reverse biased and the voltage across the switch would increase to the supply voltage. Thus, the resonant
inductance must be sized such that, at minimum load, the current through the resonant inductance reaches zero
immediately following the end of the dead-time when the final switch is turned on.
Calculating the resonant inductance to achieve this requirement will inherently minimize the lost duty period, ΔD
during t6 to t7, increasing the range for which the converter can regulate, and maintaining ZVS for the minimum
load; previously this process has not been achieved analytically. The work presented in this paper gives rise to an
equation for calculating the resonant inductance incorporating the length of the dead-time and guaranteeing ZVS
across the load range. The current through the resonant inductance when the switch is turned on, at time t6, will be
zero for the minimum inductance required to achieve ZVS. This requirement provides the premise for calculating
the required resonant inductance.
B. Calculating Resonant Inductance for ZVS
Consider the trace representing ILR during period t5 to t6 in Figure 2c. For the minimum inductance required
in order to achieve ZVS at t6, ILR must have ramped from the value at t5 to zero at t6. Using the equation for
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L = V.
Δt
ΔI
(1)
The equation for calculating the required resonant inductance is expressed analytically in (2):
LR = VLR (t5, t6) .
t5,6
0− ILR (t5)
(2)
Thus, the resonant inductor size is calculated based on the resonant inductor current, ILR , ramping to zero from
the value of the current at time t5. Where VLR (t5, t6) is the voltage across the resonant inductor during the time
period t5 to t6 and ILR (t5) is the current through the resonant inductance at time period t5 as shown in Figure 2c.
The current through the resonant inductance at time period five, ILR (t5), and the voltage across the resonant
inductance will be derived through detailed circuit analysis of the PSFB converter provided in Section III of this
paper. The analysis of the converter is performed over half of the switching period; the remaining half period is
identical but opposite in sign. This half switching period is subdivided into eight intervals, t0 to t7, and a full
description of each time interval is provided in Section III.
III. EQUATION DERIVATION
The converter operates at a switching frequency fs and T = 1/fs. The factor of T/2 appears in many of
the equations herein as the analysis is performed over one half of the switching period. The remaining half of
the switching period is identical but uses the opposite pair of switches. The operation of the PSFB converter is
described by a set of equations relating the key currents and voltages. The voltage across the primary windings of
the transformer is derived for each subinterval. This will allow the equations necessary for calculating the resonant
inductance to be derived.
The following terms are defined:
D Primary side duty.
DEFF Effective secondary side duty.
ΔD Duty cycle loss. ΔD = D −DEFF .
tDT Required dead time.
t1,2 Active-to-passive resonant transition time.
t4,5 Passive-to-active resonant transition time.
n Transformer turns ratio n = NS/NP . Where NP and NS are the number of primary and secondary
turns respectively.
VS Supply voltage.
VOUT Output voltage.
IO Output current.
LR Resonant inductance.
CR Total resonant capacitance.
7LM Transformer magnetizing inductance.
L0 Inductance of the output filter.
VRD Diode forward voltage drop due to a rectifying diode.
VMD Diode forward voltage drop due to a MOSFET intrinsic diode.
n.VPRI (t) Voltage across the secondary windings of the transformer at time t.
IP Current through the primary path/resonant inductance at the start of the half switching period. At
the end of the half switching period it is the same magnitude but opposite in sign.
IMAG Current through the magnetizing inductance at the start of the half switching period. At the end of
the half switching period it is the same magnitude but opposite in sign.
IS Current through the secondary path/output inductor at the start of the half switching period.
The analysis of the converter in this section derives the changes in three key currents as there are three current
loops within the PSFB converter circuit:
ILR (t) Current through resonant inductance and primary current path.
ILM (t) Current through magnetizing inductance.
IL0 (t) Current through output inductor.
Furthermore, three key voltages are derived in order to determine these key currents:
VLR (t) Voltage across the resonant inductance.
VLM (t) Voltage across the magnetizing inductance, and thus primary windings of the transformer VPRI (t).
VL0 (t) Voltage across the output inductor.
These key voltages and currents are solved to find the voltage across the primary winding of the transformer
VPRI (t). All steps necessary to repeat the derivation and achieve the same results are given.
A. Operation During t = t0 to t1
During this period switches SA and SD are on (SB and SC are off). The supply voltage VS is applied across
the resonant and magnetizing inductance and power is delivered to the load. The reflected output current, plus the
magnetizing current, is flowing through the primary current path, ILR(t). This period lasts for DEFF .T2 and is the
power delivery interval. The key changes in current over this time period are defined as:
ΔIL0 (t0, t1) =
VL0 (t)
L0
.Δt (3)
ΔILR (t0, t1) =
VLR (t)
LR
.Δt (4)
ΔILM (t0, t1) =
VLM (t)
LM
.Δt (5)
Where Δt is the duration of the time interval. During this time interval, VL0 (t), VLR (t) and VLM (t) are effectively
constant. Therefore the rate of change of current will also be constant as the supply voltage VS is clamped across
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is derived using the reflected output current, the current through the resonant inductance, the current through the
magnetizing inductance and Kirchhoff’s current law at the beginning and end of each time period. This relationship
is given in (6).
ΔIL0 (t) .n = ΔILR (t)−ΔILM (t) (6)
The key voltages (7) to (9) are derived by analyzing the voltages around the closed loops of the PSFB converter
during this time period. These are substituted into Equations (3) to (5) in order to find the change in inductor
currents over this time period.
VL0 (t0, t1) = n.VPRI (t)− 2.VRD − VOUT (7)
VLR (t0, t1) = VS − VPRI (t0, t1) (8)
VLM (t0, t1) = VPRI (t0, t1) (9)
Finally, (3) to (5) are substituted into (6) in order to derive an equation for the voltage across the primary winding
of the transformer during this time interval. The equation is solved for VPRI (t) and the result is given in (10).
This process is repeated for all of the subintervals. Finding an equation for the primary voltage allows the current
through the resonant inductance to be calculated; this equation will be used later in the derivation to ultimately
determine the resonant inductance required in order to achieve ZVS.
VPRI (t) =
LM . ((LR.n. (VOUT + 2.VRD)) + (L0.VS))
L0. (LM + LR) + (LM .LR.n2)
(10)
when t0 ≤ t < t1.
B. Operation During t = t1 to t2 (active to passive transition time)
At the beginning of this period switch SA turns off and switch SD remains on. This period is the active to passive
zero voltage transition period and the duration of this period is given in Equation 11 [14].
t1,2 =
2.CR.VS
n.IO
(11)
At the end of this period the voltage at point A in Figure 1 is clamped to one forward diode drop below ground
as the diode in anti-parallel with switch SB is now forward biased. The changes in current over this time period
are derived by integrating over the transition time t1,2.
9ΔILR (t1, t2) =
t2
t1
VLR (t1, t2)
LR
.dt (12)
ΔILM (t1, t2) =
t2
t1
VLM (t1, t2)
LM
.dt (13)
ΔIL0 (t1, t2) =
t2
t1
VL0 (t1, t2)
L0
.dt (14)
The relationship between the changes in current remains the same as (6) in the first interval as the reflected output
current is still flowing through the primary current path. However, the three key voltages change during this period.
It has been identified that the primary current during this interval is much larger than that required to charge and
discharge the parasitic capacitances [13]. Thus, the change in each voltage is almost linear during this period. The
voltage across the resonant inductance at the beginning of the time period, t1, and at the end of the time period, t2,
can therefore be defined by analyzing the voltages around the closed loop at each of these respective time periods.
The voltage across the inductances at the beginning and end of this time period are defined in (15) to (18).
VLR (t1) = VS − VPRI (t0, t1) (15)
VLR (t2) = −VPRI (t2, t3)− VMD (16)
VLM (t1) = VPRI (t0, t1) (17)
VLM (t2) = VPRI (t2, t3) (18)
The voltage across the output filter inductor is the same as the previous interval. The integrations of (12) to (14)
are performed using the voltages defined in (15) to (18).
VPRI (t) = {LM . (−LR.n.t1,2. (VOUT + 2.VRD)) (19)
− LM .L0. (−t1,2.VS + t. (VMD + VS))} /
((
L0. (LM + LR) + LM .LR.n
2
)
.t1,2
)
when t1 ≤ t < t2.
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C. Operation During t = t2 to t3
This period lasts for tDT − t1,2. Current freewheels around the loop through the intrinsic diode of the MOSFET
switch SB .
VL0 (t2, t3) = n.VPRI − 2.VRD − VOUT (20)
VLR (t2, t3) = −VPRI (t2, t3)− VMD (21)
VLM (t2, t3) = VPRI (t2, t3) (22)
VPRI (t) =
LM . ((−L0.VMD) + (LR.n. (VOUT + 2.VRD)))
L0. (LM + LR) + (LM .LR.n2)
(23)
when t2 ≤ t < t3.
D. Operation During t = t3 to t4
At the beginning of this period, switch SB turns on with zero voltage across it. The current freewheeling around
the primary is shared between the intrinsic diode and MOSFET channel of SB . This freewheeling period is equal
to the time when duty is not applied to the primary winding of the transformer minus two dead-time periods. This
is defined in (24).
t3,4 =
(
(1−D) .T
2
)
− 2.tDT (24)
During the freewheeling period there is a positive voltage across LM and a negative voltage across LR. The dot
end of the primary winding is positive and the dot end of the secondary is also positive.
VL0 (t3, t4) = n.VPRI − 2.VRD − VOUT (25)
VLR (t3, t4) = −VPRI (t3, t4) (26)
VLM (t3, t4) = VPRI (t3, t4) (27)
VPRI (t) =
LR.LM .n. (VOUT + 2.VRD)
L0. (LM + LR) + (LM .LR.n2)
(28)
when t3 ≤ t < t4.
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E. Operation During t = t4 to t5 (passive to active transition time)
At the end of the freewheeling period SD is turned off marking the beginning of this period. The voltage at point
B in Figure 1 will rise from zero to VS +VMD. The magnetizing inductance will oppose this change by generating
a positive voltage at the bottom of the transformer primary windings with respect to the dot at the top. Thus, the
voltage across the secondary will start to fall.
However, when the secondary voltage reaches below the conduction voltage of the bridge diodes, all four diodes
in the bridge will attempt to turn off, cutting off the output inductance from the primary current path. The output
inductance will attempt to maintain the current and will impress a back EMF in such a way that all secondary
bridge diodes will become forward biased at the same time.
At this point the voltage across the secondary is clamped to near zero as all of the bridge diodes are conducting
and consequently the voltage across the primary is also forced to near zero. Hence, the full VS +VMD voltage will
be impressed across the resonant inductance. The energy stored in the resonant inductance is the sole inductance that
attempts to maintain the flow of current in the primary path as the output inductor is now effectively disconnected
from the primary. Therefore this transition period is fundamentally different to the previous transition period.
The capacitor across switch SD is charged and the capacitor across switch SC is discharged in a time t4,5. This
period is the passive to active zero voltage transition period and is equal to one quarter of the resonant period as
calculated in (29) [13]. The resonant tank is formed from the resonant inductance, LR, and a combination of the
parasitic non-linear drain-source capacitances of the MOSFETs combined with any transformer winding capacitance,
CR.
t4,5 =
π
2
.
√
LR.
CR
8
(29)
At the end of this period, the voltage at point B in Figure 1 is clamped at one forward diode drop above the
supply voltage as the diode in anti-parallel with switch SC is now forward biased. Current through the primary can
now begin increasing in the opposite direction to the previous cycle.
The voltages during this period can be described as one quarter of a sine wave whilst the resonant capacitors
charge and discharge. However, the transition time periods are short in comparison to the other intervals within
the switching period. Therefore, a straight line transition can be used to describe the changes in current during this
interval as the difference between using a sinusoid and straight line is minor, as will be shown in both the simulated
and experimental results. The changes in current over this time period are defined as:
ΔILR (t4, t5) =
t4,5
0
VLR (t4, t5)
LR
.dt (30)
ΔILM (t4, t5) =
t4,5
0
VLM (t4, t5)
LM
.dt (31)
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ΔIL0 (t4, t5) =
t4,5
0
VL0 (t4, t5)
L0
.dt (32)
Where the voltages at the beginning and end of this time period are:
VLR (t4) = −VPRI (t3, t4) . (33)
VLR (t5) = −VS − VMD. (34)
VLM (t4) = VPRI (t3, t4) . (35)
VLM (t5) ≈ 0. (36)
By the end of this period the voltage across the secondary winding of the transformer will collapse to near zero
as all of the rectifying diodes become forward biased clamping the secondary winding to near zero volts.
VL0 (t4) = n.VPRI (t3, t4)− 2.VRD − VOUT . (37)
VL0 (t5) = 0− 2.VRD − VOUT . (38)
Thus, the voltage across the primary side of the transformer will also collapse to near zero by the end of this
period. This transition can be described by a straight line equation using the value of VPRI (t) at the end of the
last period.
VPRI (t) =
0− VPRI (t3, t4)
t4,5
.t+ VPRI (t3, t4) (39)
=
−LM .LR.n. (VOUT + 2.VRD) . (t− t4,5)
(L0. (LM + LR) + (LM .LR.n2)) .t4,5
when t4 ≤ t < t5.
F. Operation During t = t5 to t6
During this period switch SB is on and current is flowing through the diode in anti-parallel with switch SC .
The voltage at point B in Figure 1 remains clamped at one forward diode drop above the supply voltage during
this period which lasts for tDT − t4,5. The current in the primary continues to ramp towards zero in the opposite
direction to the previous time periods.
It is imperative that the switch SC is turned on at the end of this period before the primary current reaches zero.
If switch SC is not turned on, and the primary current reaches zero, the voltage at point B will fall very rapidly
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from one diode drop above the supply voltage to zero. ZVS would be lost as the voltage across switch SC would
no longer be near zero.
VL0 (t5, t6) = 0− 2.VRD − VOUT (40)
VLR (t5, t6) = −VS − VMD (41)
VLM (t5, t6) ≈ 0 (42)
Given (42), the voltage across the primary of the transformer remains at near zero for this period.
VPRI (t) ≈ 0 (43)
when t5 ≤ t < t6.
G. Operation During t = t6 to t7
At the end of the last period, t6, the dead-time will have expired. The switch SC is turned on with zero voltage
across it momentarily before the primary current reaches zero. This event marks the beginning of this period in
which both switches SC and SB are on. The supply voltage VS is impressed across LR and LM . However, the
voltage across VPRI(t), and thus LM (t), is still clamped to zero by the bridge rectifying diodes. The current through
the resonant inductance and primary current path is therefore forced to ramp in the opposite direction through zero
and towards a negative value.
During this period switch SC and SB are on and power should be being delivered to the load. However, no power
is delivered to the load as the voltage across the secondary winding is clamped to near zero. This effect accounts
for the reduced duty period on the secondary side of the transformer and is referred to as the lost duty period,
ΔD. This lost duty increases in size as the resonant inductance size increases. Therefore, the resonant inductance
should be kept to the minimum value required in order to achieve ZVS across the desired load range and to keep
this duty cycle loss period to a minimum.
The end of this period occurs when the secondary current becomes equal to the output inductor current. At this
point the output inductor current can be fully supplied from the transformer secondary current. Only at this point
can some of the rectifying diodes in the bridge turn off; the diodes change state and become a bridge rectifier again.
This period lasts for
(
(D −DEFF ) .T2
)
and ends when the primary current reaches the negative of the starting
current, −IP .
VL0 (t6, t7) = 0− 2.VRD − VOUT (44)
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VLR (t6, t7) = −VS (45)
VLM (t6, t7) = 0 (46)
VPRI (t6, t7) = 0 (47)
The key currents at the end of this time period, t7, are equal in magnitude to the starting currents:
ILR (t7) = −IP (48)
ILM (t7) = −IMAG (49)
IL0 (t7) = IS (50)
All of the equations necessary for calculating the required resonant inductance in (2) have now been defined.
The full equation for calculating the resonant inductance is given in (51).
LR =
− (VS + VMD) . (tDT − t4,5)
0− ILR (t5)
(for tDT > t4,5) (51)
Where t4,5 is defined in (29). The required key current, ILR (t5), can now be calculated given the change in
currents over each of the time periods.
ILR (t5) = IP +
4∑
n=0
ΔILR (tn, tn+1) (52)
Where the initial primary current is given in (53).
IP = IMAG + n.IS (53)
The full equations for each of the resonant inductor current time periods are presented in the Appendix.
IV. EQUATION VERIFICATION
As was the case in the work by Sabate et al. [13], an iterative algorithm to calculate the required resonant
inductance is proposed. The initial value for the resonant inductance should be set equal to the value of the
transformer leakage inductance. The change in current during each sub-interval can be evaluated in order to find
ILR(t5) after the calculation of D, DEFF and t4,5 using this initial resonant inductance. The derived equations for
calculating D and DEFF are provided in the Appendix.
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TABLE I
PSFB CONVERTER SPECIFICATION
Parameter Value Parameter Value
VS 40V dc tDEAD 166.67ns
VO 5.0V dc VMD 0.842V
IO(MIN) 2.5A VRD 0.842V
CO 940µF LM 117µH
LO 2µH COSS 200pF
n 2/6 RMIN 1.2Ω
FS 200kHz RMAX 2.0Ω
CR 200pF ΔIL0 2.78A
Following this, all of the values required to calculate the resonant inductance are known. The new value for
the resonant inductance is found using (51) and this process is repeated until a suitably accurate value of resonant
inductance is found which does not differ between two consecutive calculation runs.
The derived equations are verified through the use of a simulated and experimental PSFB design. Table I provides
the specification for the PSFB design. For this example, a steady inductance accurate to eight decimal places is
reached after fifteen iterations. The required inductance is calculated at the minimum load at which ZVS should
be achieved, 2.0Ω. The required resonant inductance is calculated as:
LR = 8.19μH D = 0.5661 DEFF = 0.5543
A. Simulation Verification
First, the equations describing the operation of the converter are verified against a PSPICE simulated PSFB
converter using the example PSFB design. The simulation has a maximum step size of 1ns and is run for 5ms by
which time the converter is operating in steady state.
Figure 3a compares the voltage and currents from the PSPICE simulation to those calculated using the equations
derived in Section III. There is an excellent correlation between the two sets of results. The calculated values
(dashed lines) are identical to the PSPICE simulated values (solid lines).
Tables II and III compare the calculated and simulated values for the key voltages and currents respectively
during each time interval. The key voltages given in Table II are taken at the mid point of the time interval. The
change in the key currents over each time interval are given in Table III.
There is excellent correlation between the two sets of results and the percentage difference is small, less than
2%, for all of the time intervals. The straight line equation discussed earlier to describe the key voltages during
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(a) Comparison of derived time interval equation to PSPICE simulated waveforms for an example PSFB converter
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(b) Comparison of derived time interval equation to oscilloscope captured waveform from hardware PSFB converter.
Fig. 3. Verifying derived time interval equations using simulated and hardware comparisons.
the transition periods t1,2 and t4,5 produces accurate results for the calculated change in current. The difference
between the calculated and simulated results during these transition intervals is always less than 10mA. These
results indicate that the derived time interval equations are an accurate representation of the PSPICE converter
simulation. This is further confirmed in the next section through a hardware verification.
B. Hardware Verification
A PSFB converter is constructed in hardware using a transformer with a turns ratio of n = 2/6. This transformer
is accurately characterized in order to determine the leakage inductance. An OMICRON Labs Bode 100 vector
network analyzer is used to perform a frequency sweep to measure the impedance of the transformer. An additional
inductance of 7.5μH is combined in series with the measured leakage inductance of 0.64μH . The total measured
resonant inductance is 8.14μH at 200kHz. The D and DEFF equations are recalculated using LR = 8.14μH .
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TABLE II
PERCENTAGE DIFFERENCE BETWEEN THE PSFB CALCULATED AND SIMULATED VOLTAGE EQUATIONS FOR EACH TIME INTERVAL.
VLR (t) VLM (t) VL0 (t)
t0 → t1 -0.058% 0.021% -0.090%
t1 → t2 f (t) f (t) f (t)
t2 → t3 -0.269% -0.256% -0.268%
t3 → t4 0.022% 0.057% 0.024%
t4 → t5 f (t) f (t) f (t)
t5 → t6 -0.038% n/a 1.172%
t6 → t7 0.418% n/a 1.702%
TABLE III
PSFB CALCULATED AND SIMULATED CHANGE IN CURRENT FOR EACH TIME PERIOD. ALL VALUES IN AMPERES.
ΔILR (t) ΔILM (t) ΔIL0 (t)
Calc Sim Calc Sim Calc Sim
t0, t1 1.309 1.314 0.379 0.380 2.789 2.797
t1, t2 0.002 0.001 0.003 0.002 -0.004 -0.003
t2, t3 -0.113 -0.119 0.007 0.007 -00.359 -0.379
t3, t4 -0.556 -0.555 0.039 0.039 -1.784 -1.783
t4, t5 -0.064 -0.061 0.001 0.000 -0.064 -0.071
t5, t6 -0.718 -0.719 0.000 0.000 -0.482 -0.476
t6, t7 -0.141 -00.126 0.000 0.000 -0.096 -0.085
D = 0.5674 DEFF = 0.5548
A TMS320F28035 microcontroller from Texas Instruments is used to provide the PWM driving signals for the
MOSFETs of the full bridge converter. A microcontroller is chosen as this provides a convenient method of adjusting
the phase shift and dead-time on-the-fly without the need to change component values. It also allows the system
to be run with a specified fixed duty, or phase shift, for direct comparison to the simulated example. This also
eliminates the issue of flux imbalance in the transformer core as the net volt-second product applied to the core
is zero. A controller could be implemented, however, the solution must address the issue of flux imbalance within
the core and prevent saturation which would result in considerable core losses. This can be implemented using the
same microcontroller through means of peak current mode control [26].
Figure 3b overlays the raw oscilloscope data with the calculated results from the derived time interval equations.
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The results taken from the hardware implementation show an excellent correlation with the calculated results. The
dashed vertical line at t = 0 indicates that the resonant inductor primary current crosses the zero axis precisely as
the switch is turned on. Ringing on the primary and secondary windings is commonplace with PSFB converters and
severely increases the overall losses of the converter. This will be shown in Section IV-D. It is possible to clamp
this ringing using clamping diodes, however, this is at the expense of increased losses at light loads [27].
t7
t6
t5
t4
(a) ZVS is achieved for 60% of full load as
designed using LR = 8.14µH calculated using
the proposed method (RO = 2Ω, IO = 2.5A).
t7
t6
t5
t4
(b) ZVS is lost beyond 60% of full load as
expected with LR = 8.14µH (RO = 2.25Ω,
IO = 2.2A).
t7
t6
t4
(c) ZVS is lost beyond 60% of full load as
expected with LR = 8.14µH (RO = 2.5Ω,
IO = 2.0A).
t7
t6
t5
t4
(d) ZVS is achieved for full load using LR =
8.14µH (RO = 1.25Ω, IO = 4.0A).
Fig. 4. Ch1: Switch PWM. Ch2: Switch gate-source voltage. Ch3: Resonant inductor current, ILR (t). Ch4: Switch drain-to-source voltage.
Figure 4a shows a zoomed oscilloscope plot of the voltage across the parasitic drain-to-source capacitor of the
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MOSFET (Ch4) collapsing to zero before the MOSFET is turned on with a 2.0Ω load (60% of full load) precisely
as predicted by the equations. The hardware verification uses LR = 8.14μH as the resonant inductance, calculated
using the proposed design method, and 166.67ns of dead-time. The MOSFET turns on with zero voltage across
it and thus minimal turn-on losses. Furthermore, the primary current through the resonant inductor crosses zero
immediately after the switch is turned on; thus minimizing the lost duty period.
In Figure 4b the load resistance is increased to 2.25Ω. This is beyond the design point used in the proposed
equations for achieving ZVS. Therefore, according to the equations, ZVS should be lost at this point. In Figure
4b the drain-source voltage initially collapses to zero and the switch could be turned on with zero voltage across
it, however, the dead-time lasts until t6. The current through the resonant inductor collapses to zero and thus the
voltage across the switch begins to increase. However, at this point the dead-time expires and the switch is turned
on with some voltage across it. Therefore this is not zero voltage switching and has been accurately predicted by
the equations. Similarly in Figure 4c the load resistance is increased further to 2.5Ω and the current through the
resonant inductor collapses the zero sooner. The switch is turned on with voltage across it and thus losses.
In Figure 4d the load resistance has been decreased to 1.25Ω, increasing the current through the resonant inductor.
ZVS is achieved comfortably at this load level. However, the duty cycle loss period, ΔD extends until t7 as
the current through the resonant inductance must ramp to the reflected output current. This further confirms the
importance of selecting the minimum resonant inductance required to achieve ZVS.
C. Comparison to Other Models
Previous work [13] has suggested that the size of the required resonant inductance is solely based on the energy
stored in the parasitic capacitances at the time when the passive-to-active switches must be turned on. In (54) the
equation for calculating the resonant inductance under this condition is presented [13].
LR =
4.CR.L
2
0.N
2
P .V
2
IN
N2S . (ΔIL0 .L0 + 2.IO.L0 − T.VOUT +D.T.VOUT )2
(54)
When the design parameters given in Table I are entered into (54), the result is calculated as LR = 2.14μH .
This is considerably less than the LR = 8.14μH calculated using the proposed design equations. It has already
been shown in Figure 4b that ZVS is lost as the operation of the converter passes the design point of IO = 2.5A,
and the output current decreases, with LR = 8.14μH . Therefore, it is clear that ZVS would not be achieved at
this design point with a smaller resonant inductance of LR = 2.14μH . This smaller value of resonant inductance
is because previous analyses did not take in to consideration the length of dead-time in the calculation of the
resonant inductance. Furthermore, the more complete model proposed in this paper includes the contribution from
the magnetizing current which would assist in ZVS.
D. Optimum Efficiency
The efficiency plot of the PSFB converter is provided in Figure 5. This Figure proves that the design point used
to calculate the resonant inductance, when Io = 2.5A, results in the point of maximum efficiency. This is because
20
0.5 1 1.5 2 2.5 3 3.5 4
0.74
0.75
0.76
0.77
0.78
0.79
0.8
0.81
0.82
Output Current (Amperes)
Effi
cie
n
cy
 (%
)
Fig. 5. Measured efficiency of the hardware converter showing the design point IO = 2.5A.
the duty cycle loss period, ΔD, has been reduced to a minimum at this point whilst achieving ZVS as shown
in the previous Figure 4a. The overall efficiency can be increased by addressing the issue of ringing across the
transformer windings and the reverse recovery loss of the rectifying diodes. These factors contribute a significant
proportion of losses in PSFB converters [28]. This proof of concept design confirms the validity of the equations,
however, it also suffers from a significant loss overhead which reduces the overall efficiency.
E. Parameter Variations
The equation for calculating the required resonant inductance has now been fully defined and verified. Therefore,
it is now possible to examine how this required resonant inductance varies with the other design parameters. In
Section I it was suggested that transformers with a low magnetizing inductance and thus high magnetizing current
could achieve ZVS for a wider load range as this magnetizing current assists in the resonant transition [14], [17].
In Figure 6a, the required resonant inductance is calculated for varying values of magnetizing inductance. All of the
remaining design parameters remain the same as in Table I. The relationship between the two inductances confirms
this statement. It can be seen that the required resonant inductor approaches an asymptote as the magnetizing
inductance increases and thus the magnetizing current becomes small in comparison to the resonant inductor current.
Furthermore, in Section II it was suggested that as the required dead-time increases so too would the required
resonant inductance as the current through the resonant inductor must not cross the zero axis before the dead-time
expires and the next switch is turned on. Figure 6b shows the relationship between the fixed dead-time and the
required resonant inductance. The figure supports this statement. Thus, it is advantageous for the dead-time to be
as small as is required by the MOSFET switches and gate drive circuitry.
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Fig. 6. Single design parameter variation affecting required resonant inductance. Other design parameters remained fixed according to
specification.
V. CONCLUSION
The work presented in this paper builds on previous analyzes of the PSFB converter [13], [12], [29] to include
the effects of the magnetizing inductance and dead-time into the operation of the converter. This paper presents an
entirely new and unique set of design equations that allow the resonant inductance to be analytically calculated in
order to achieve ZVS across a wide load range given a fixed magnetizing inductance and dead-time. The method
used in this paper has been verified through simulations and finally a hardware implementation.
The hardware verification indicated that ZVS is achieved from full load to minimum load. The analysis presented
in this paper has shown that ZVS can be achieved for a minimum load if the resonant inductor current reaches
zero immediately after the end of the dead-time. Furthermore, the relationship between magnetizing inductance,
dead-time and required resonant inductance has been investigated.
The equation given for LR enables the resonant inductance to be selected in order for ZVS to be achieved. The
calculated resonant inductance minimizes the duty cycle loss period, ΔD, by ensuring that the resonant current is
zero immediately following the turn on of the final switch in the sequence. This condition enables maximum load
regulation over the widest possible ZVS range.
APPENDIX A
EQUATIONS
LD = L0 (LM + LR) + LM .LR.n
2 (55)
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ΔILR (t0, t1) =
DEFF .T. (L0.VS + LM .n. (−VO − 2.VRD + n.VS))
2.LD
(56)
ΔILR (t1, t2) =
−t1,2. (L0. (VMD − VS) + LM .n. (n.VMD + 2.VO + 4.VRD − n.VS))
2.LD
(57)
ΔILR (t2, t3) =
− (tD − t1,2) . (L0.VMD + LM .n. (n.VMD + VO + 2.VRD))
LD
(58)
ΔILR (t3, t4) =
LM .n. ((D − 1) .T + 4.tD) . (VO + 2.VRD)
2.LD
(59)
ΔILR (t4, t5) =
−t4,5. (L0. (LM + LR) . (VMD + VS) + LM .LR.n. (VO + 2.VRD + n. (VMD + VS)))
2.LD
(60)
tE = −DEFF .T +D.T + 2.tD (61)
tF = DEFF .T − 2.tD + t4,5 (62)
VA = VMD + VS (63)
VB = VO + 2.VRD (64)
DA = −2 +DEFF (65)
DB = −2 + 2.DEFF (66)
DC = −1 + 2.DEFF (67)
LT = LM + LR (68)
IS =
1
4.L0.LD.T
.
[
4.IO.L0.LD.T + LM .LR.n
2.
(
t2E − 2.tE .t4,5 + 2.t24,5
)
.VB + L0.
(
LR.T
2.VB + LM .
(
T 2.VB+
n
(−4.t2D.VMD +DA.DEFF .T 2.VS + 2.t21,2.VA −DB .T. (2.tD.VMD − t1,2.VA))))] (69)
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IMAG =
1
4.LD
. [−LR.n. ((1 +DEFF −D) .T − 2.tD + t4,5) .VB
+L0. (2.tD.VMD −DEFF .T.VS − t1,2.VA)] (70)
(71)
DEFF =
1
LM .n.T. (LR.n.VB + L0.VS)
.
[
LM .LR.n
2. (D.T + 2.tD − t4,5) .VB+
L0. (LR.T.VB + LM . (T.VB + n. (2.tD.VMD − t1,2.VA)))] (72)
(73)
D =
1
2.LM .L2R.n
3.T 2.VB
.
[
T.
(−LR.n. (L0.LT .T − 2.LM .LR.n2.tF ) .
(VB + L0.LD.T.VS)±
√
RD
]
(74)
RD = T
2.
[−16.IO.L0.LM .L3R.n4.LD.T.VB−
4.L2M .L
4
R.n
6.t24,5.V
2
B +
L40.L
2
T .T
2.V 2S − 2.L30.LR.
LT .n.T
2.VS . (LT .VB − LM .n.VS)−
4.L0.L
2
M .L
3
R.n
5.VB .
((−4DEFF .T.tD − 4.t2D + T.t4,5+
DC .T.t1,2 + 2.t
2
1,2
)
.VMD
+
(
(−1 +DEFF ).DEFF .T 2+
DC .T.t1,2 + 2.t
2
1,2
)
.VS
)
+L20.L
2
R.n
2.T. (LT .VB . (8.LM .n.tD.VMD
−4.LM .n.t4,5.VMD + LM .T.VO +
LR.T.VO + 2.LT .T.VRD)−
2.LM .LT .n.T.VB .VS + L
2
M .n
2.T.V 2S
)] (75)
24
L0 = − 1
8.IO(MIN). (LM + LR) .T
.
(
4.IO(MIN).LM .LR.n
2T + 4.LM .n.T.tD.VMD−
4.DEFF .LM .n.T.tD.VMD −
4.LM .n.t
2
D.VMD − 2.LM .n.T.t1,2.VMD +
2.DEFF .LM .n.T.t1,2.VMD +
2.LM .n.t
2
1,2.VMD + LM .T
2.VO +
LR.T
2.VO + 2.LM .T
2.VRD +
2.LR.T
2.VRD − 2.DEFF .LM .n.T 2.VS +
D2EFF .LM .nT
2.VS − 2.LM .n.T.t1,2.VS +
2.DEFF .LM .n.T.t1,2.VS +
2.LM .n.t
2
1,2.VS ±
√
RL
)
RL =
(−16.IO(MIN).LM .LR.LT .n2.T.
(
t2E − 2.tE .t4,5 + 2.t24,5
)
.VB +
(
4.IO.LM .LR.n
2.T + LR.T
2.VB+
)2
LM .
(
T 2.VB + n
(−4.t2D.VMD+
DA.DEFF .T
2.VS + 2.t
2
1,2.VA −
DB .T. (2.tD.VMD − t1,2.VA)))2
)
(76)
IO(MIN) = IO/5 (77)
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